article · Integration

Machine learning application for cell delay accuracy improvement at post-placement stage: A case study for combinational cells

20235 citationsAbdelmalek Essaâdi University

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

VLSI and Analog Circuit Testing
Low-power high-performance VLSI design
VLSI and FPGA Design Techniques

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

View on publisher site Record on OpenAlex

DOI: 10.1016/j.vlsi.2023.02.011

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.

New to MARATTO™? Create a free account.