2023
Machine Learning Application for Output Capacitance Accuracy Improvement: A Case Study for Combinational CellsACS Applied Electronic Materials, VLSI and Analog Circuit Testing
UniversitiesYassine Attaoui
Active, last published 2026
0
H-index
0
Citations
Yassine has not officially claimed their profile. If you are Yassine, claim it free.
Claim Your Profile01 · About the work
What I study
research summary for Yassine Attaoui will appear here once their profile is updated.
02 · Reach
Publication output and reach
Yassine's work has been cited 0 times across 3 active years. Bars show publications per year; the line shows cumulative citation totals across publications first appearing in each year.
06 · Where I am
Affiliations
Affiliation details will appear once this profile is updated.
Research themes (UN SDGs)
07 · Selected work
Recent publications
20235cites
Machine learning application for cell delay accuracy improvement at post-placement stage: A case study for combinational cellsIntegration, VLSI and Analog Circuit Testing
2024Open access7cites
Machine Learning in VLSI Design: A Comprehensive ReviewJournal of Integrated Circuits and Systems, Neural Networks and Applications
20241cites
Enhancing cell delay accuracy in post-placed netlists using ensemble tree-based algorithmsIntegration, Low-power high-performance VLSI design
2025Open access
Instantaneous time to collision estimation using a constant jerk model and a monocular cameraEngineering Science and Technology an International Journal, Autonomous Vehicle Technology and Safety
Are you Yassine?
Claim it to verify your details, connect with industry partners, and explore Fractional Domain Expert opportunities through MARATTO™.
African researchers are full of potential that too often goes unrecognised. Your MARATTO™ profile gives your work the commercial pathway it deserves.
Claim Your Profile
No commitment required