article · Analog Integrated Circuits and Signal Processing

Design of a low power high-speed dynamic latched comparator in 65- nm CMOS using peaking techniques

202310 citationsUniversity of Douala

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

Analog and Mixed-Signal Circuit Design
Low-power high-performance VLSI design
Advancements in Semiconductor Devices and Circuit Design

Sustainable Development Goals

Affordable and Clean Energy

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

View on publisher site Record on OpenAlex

DOI: 10.1007/s10470-023-02157-9

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.

New to MARATTO™? Create a free account.