MARATTO

article · Integration

Design of a 3-bit 2.2 ps step 357.5 ps range 0.247 μm2 0.85 μW 45 nm All-MOS delay element

20242 citationsSuez University

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

  • Advancements in PLL and VCO Technologies
  • Analog and Mixed-Signal Circuit Design
  • VLSI and Analog Circuit Testing

Sustainable Development Goals

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

View on publisher siteRecord on OpenAlex

DOI: 10.1016/j.vlsi.2024.102154

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.

Sign in to join the discussion

New to MARATTO™? Create a free account.