MARATTO

book chapter · Lecture notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering

Design and Analysis of Low-Transition Address Generator

201913 citationsDebre Berhan University

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

  • VLSI and Analog Circuit Testing
  • Integrated Circuits and Semiconductor Failure Analysis
  • Semiconductor materials and devices

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

DOI: 10.1007/978-3-030-15357-1_19

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.