preprint · SSRN Electronic Journal

Comparative Evaluation of Clock Tree Synthesis Strategies: Inverter-Only, Buffer-Only, and Mixed Repeater Clock for Low-Power Designs

2025Open accessMohammed V University

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

Low-power high-performance VLSI design
Advancements in PLL and VCO Technologies
Numerical Methods and Algorithms

Sustainable Development Goals

Affordable and Clean Energy

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

View on publisher site Record on OpenAlex

DOI: 10.2139/ssrn.5964232

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.

New to MARATTO™? Create a free account.